Reg I	No.:	Name:	
		APJ ABDUL KALAM TECHNOLOGICAL UNIVERSITY	
	TH	IIRD SEMESTER B.TECH DEGREE EXAMINATION(R&S), DECEMBER 2019	
		Course Code: CS203	
		Course Name: SWITCHING THEORY AND LOGIC DESIGN	
Max	. Mar	ks: 100 Duration: 3	Hours
		PART A	
		Answer all questions, each carries 3 marks.	Marks
1		What is the largest binary number that can be expressed with 16 bits? What are the equivalent decimal and hexadecimal numbers?	(3)
2		Perform subtraction on the given unsigned binary numbers using the 2's complement of the subtrahend. Where the result should be negative, find its 2's complement and affix a minus sign. (i) 10011 - 10010 (ii) 100010 - 100110	(3)
3		Find the complement of the following expressions:	(3)
		(i) $xy' + x'y$ (ii) $(a + c) (a + b') (a' + b + c')$	
4		State and Prove Absorption law in Boolean Algebra.	(3)
		PART B	
		Answer any two full questions, each carries 9 marks.	
5	(a)	The value of a float type variable is represented using a single precision 32 bit floating point format IEEE 754 standard that uses 1 bit for the sign, 8 bits for biased exponent and 23 bits for the mantissa. A float type variable X is assigned	(6)
		value of -0.0625 .What is the representation of X in hexadecimal notation?	
	(b)	Perform the following operations	(3)
	(0)	(i) Find the 16's complement of C3DF.	(5)
		(ii) Convert C3DF to binary.	
		(iii) Find the 2's complement of the result in (ii)	
6	(a)	Add and multiply the following numbers without converting them to decimal. (i) Binary numbers 1011 and 101.	(6)
		(ii) Octal numbers 62 and 37	
		(iii) Hexadecimal numbers 2E and 34.	
	(b)	Represent the unsigned decimal numbers 791 and 658 in BCD, and then show the steps necessary to form their sum.	(3)
7	(a)	We can perform logical operations on strings of bits by considering each pair of corresponding bits separately (called bitwise operation). Given two eight- bit strings $A = 10110001$ and $B = 10101100$, evaluate the eight- bit result after the following logical operations: (i) AND (ii) OR (iii) XOR	(3)
	(b)	Simplify the following Boolean expressions to a minimum number of literals: (i) $x'yz + xz$ (ii) $(x + y) (x + y')$ (iii) $xyz + x'y + xyz'$	(6)

PART C

Answer all questions, each carries3 marks.

8 Design a combinational circuit with three inputs and one output. The output of (3) the circuit is 1 when the decimal value of the inputs is less than 3. The output is 0 otherwise. 9 (3) Implement the Boolean function $F(A, B, C, D) = \pi(3, 7, 12)$ with a multiplexer: 10 (3) Differentiate between Combinational and Sequential circuits. Give two examples for each. 11 Construct a JK flip-flop using a D flip-flop, a two-to-one-line multiplexer, and (3) an inverter. PART D Answer any two full questions, each carries9 marks. 12 Design a four-bit 2's complementer combinational circuit. The circuit accepts a (7)(a) 4-bit binary number as input and generates the 2's complement of the input. Show that the circuit can be constructed with exclusive-OR gates. Predict what the output functions are for a five-bit 2's complementer? (2)(b) Show that the characteristic equation for the complement output of a JK flip-flop 13 (a) (3) O'(t+1) = J'O' + KOis: (b) Draw the logic diagram of a 4x16 decoder constructed with two 3x8 decoders (4) (2)(c) Implement T flip- flop using NAND gates. 14 A sequential circuit has two JK flip-flops A and B and one input x . The circuit (9)is described by the following flip-flop input equations: $K_B = A$ $J_A = x$ $K_A = B'$ $J_{\rm B} = x$ (i) Tabulate the state table. (ii) Draw the state diagram of the circuit. (iii) Derive the state equations for A(t+1) and B(t+1)PART E Answer any four full questions, each carries10 marks. Draw and explain the different types of shift registers. 15 (a) (6)Explain how shift registers can be used for serial transfer. (b) (4) 16 Design and construct a Johnson counter with 8 distinguishable states. Give its (10)timing diagram. 17 (a) Design a synchronous counter with the following repeated binary sequence 000, (6)100,111, 010, 011 using T Flip Flops. Write a note on error detection and correction. (b) (4) Find the minimum size of PLA required to implement the following functions? 18 (10) $F(X,Y,Z) = \Sigma m (1,3,5,7), G(X,Y,Z) = \Sigma m (0,2,4,6)$ Design a BCD ripple counter using T flipflops 19 (6)(a) (4)(b) Explain the implementation of full adder using Hardware Description Language (HDL). 20 Draw and explain the flow chart for addition and subtraction of two binary (10)numbers in sign magnitude form.